
Senior Formal Verification Engineer will design formal testbenches, write mathematical properties, and ensure the integrity of a vector pipeline. Responsibilities include block-level execution and convergence engineering, RISC-V vector compliance verification, and collaboration with simulation engineers.